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On the Design and Characterization of Femtoampere
Current-Mode Circuits
Bernabé Linares-Barranco and Teresa Serrano-Gotarredona
Abstract—In this paper, we show and validate a reliable circuit
design technique based on source voltage shifting for current-mode
signal processing down to femtoamperes. The technique involves
specific-current extractors and logarithmic current splitters for
obtaining on-chip subpicoampere currents. It also uses a special
on-chip sawtooth oscillator to monitor and measure currents
down to a few femtoamperes. This way, subpicoampere currents
are characterized without driving them off chip and requiring
expensive instrumentation with complicated low leakage setups.
A special current mirror is also introduced for reliably replicating
such low currents. As an example, a simple log-domain first-order
low-pass filter is implemented that uses a 100-fF capacitor and a
3.5-fA bias current to achieve a cutoff frequency of 0.5 Hz. A tech-
nique for characterizing noise at these currents is also described
and verified. Finally, transistor mismatch measurements are
provided and discussed. Experimental measurements are shown
throughout the paper, obtained from prototypes fabricated in the
AMS 0.35- m three-metal two-poly standard CMOS process.
Index Terms—Analog VLSI design, leakage currents, mismatch,
noise, subthreshold, ultralow currents, weak inversion.
I. INTRODUCTION
HOW SMALL can we make the current in MOS transistorsand still be able to build reliable circuits with them? The
smallest MOS transistor current is limited by its leakage cur-
rent. For example, in a typical present-day submicron CMOS
process, the room temperature reverse diode leakage current
of the drain or source diffusions of a minimum size transistor
is typically around 10 aA (10 A). However, this current is
usually not the one that limits the bottom current range of a
MOS transistor. Because of ion implantation for lowering the
threshold voltage of modern CMOS technologies, the effective
leakage current (i.e., for ) of minimum size MOS tran-
sistors may be as large as 10 pA. For example, Fig. 1(b) shows
the simulated versus curves (with ,
V) of minimum size nMOS and pMOS transis-
tors [as seen in Fig. 1(a)] for a 0.35- m CMOS process, using
the corner analysis parameters provided by the manufacturer. As
can be seen, the worst case corner yields a minimum current of
around 1 pA for a minimum size pMOS and more than 10 pA
for a minimum size nMOS.
For V (nMOS) or (pMOS), the MOS
current has not reached the diode reverse current, yielding a
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Fig. 1. Typical modern submicron CMOS nMOS and pMOS transistor I
versus V characteristics. (a) Schematic. (b) Corner analysis simulation.
(c) Experimental measurements.
much larger off current. Fig. 1(c) shows two experimentally
measured versus curves. Curve corresponds to
a m m nMOS transistor. The minimum cur-
0018-9200/03$17.00 © 2003 IEEE
1354 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 8, AUGUST 2003
(a)
(b)
Fig. 2. Illustration of the source voltage shifting technique. (a) Circuit
schematic. (b) Corner analysis simulated I versus V characteristics.
rent of several picoamperes is reached for mV. This
is the leakage current introduced by the pad protection diodes.
Curve corresponds to the parallel of 120 transis-
tors and dividing the measured current by 120. This way, the
pad diodes current is divided by 120. As can be seen, there is
transistor current well below V.
In this paper, we will provide techniques for reliably ex-
ploiting MOS transistor operation down to a few femtoamperes,
as well as measurement and characterization techniques for
such small currents.
II. SOURCE VOLTAGE SHIFTING
The fundamental method for exploiting the complete avail-
able current range (down to the diffusion diodes reverse leakage
currents) is by either biasing the gate voltages beyond the power
supply rails [as done in Fig. 1(c)] or by slightly shifting the
source voltages. For example, if for the transistors in Fig. 1 the
source voltages are connected to around 400 mV with respect
to the power supply rails [as shown in Fig. 2(a)], we recover
the complete current range that the device physics allows us, as
seen in the corner analysis simulation of Fig. 2(b). The corners
with the highest leakage current (69 fA) are those obtained for
high temperature (85 C). However, if we can guarantee room
temperature operation, the limiting current can be of the order
of 10 aA (10 A) or less.1 For the CMOS process used (AMS
1In the simulations, the current resolution needs to be set accordingly for such
low values. In our simulations, we set it to 10 A.
Fig. 3. Specific current extractor circuit.
0.35- m) the reverse biased diffusion diodes’ leakage current
density is estimated by the foundry to be around 0.02 fA m
at room temperature. This current density has improved up to a
factor of two to three with respect to previous CMOS processes
over the last decade, which is not much. However, minimum dif-
fusion sizes have been reduced significantly, from about 6 m
6 m for a typical 2- m process to about 1 m 1 m for a
0.35- m process. Consequently, minimum size transistor diffu-
sion diode leakage has improved by about a factor of 100.
Shifting the source voltage implies reducing the available
voltage range. However, this is not a severe problem for subpi-
coampere current-mode circuits. Note that for such currents the
gate-to-source voltage is extremely small (two or three hundreds
of millivolts). Shifting the source voltage also implies the need
for providing on-chip voltage sources and . However,
the shifted voltage values are not critical (as long as a minimum
value is guaranteed) and the current driving capability of these
on-chip sources is quite low. Consequently, from now on we will
not consider the implementation of these sources.
The main drawbacks of operating at very low current levels
are transistor noise and transistor mismatch, which are a con-
sequence of operating the MOS transistors in the subthreshold
regime [1]. Consequently, by operating at subpicoampere cur-
rent levels, we inherit all the inconveniences of weak inversion.
However, known weak inversion noise models seem to be pre-
served and relative current mismatch is supposed to stay con-
stant within weak inversion operation. Experimental evidence
of these facts will be shown in later sections.
III. ON-CHIP INVERSION-LEVEL-BASED
CURRENT REFERENCES
The process of threshold voltage adjustment in modern
CMOS processes renders significant variations in the position
of the weak inversion versus exponential curve [see
Fig. 1(b) and Fig. 2(b)]. Consequently, biasing transistors deep
inside the weak inversion region results in important variations
in the required voltages. Furthermore, when working
below picoamperes, a slight shift in voltage can turn the
transistor off or produce decades of variation in the operating
current. The position of the weak inversion versus
exponential curve changes significantly not only from chip to
chip (or wafer to wafer) but also with temperature [see Fig. 1(b)
and Fig. 2(b)]. Fortunately, it suffers little variations for
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(b)
Fig. 4. (a) Circuit schematic for generic current splitting ratio N . (b) Implemented current splitter.
transistors within the same die (assuming constant temperature
distribution). Consequently, the proper way to proceed is to
design on-chip current references that are based on transistor
inversion level [1], [3] and bias all transistors at predetermined
inversion levels.
Present-day MOS models that provide continuous analytical
functions for the transistor current from weak to strong inversion
exploit the inversion level concept. The current is expressed as
the difference between forward and reversed components
(1)
where is specific current, is thermal voltage,
is subthreshold slope factor, and , are
the dimensionless inversion levels of the forward and reverse
currents. Terminal voltages are related to the inversion levels by
(2)
where is the pinch-off voltage and is a
nonlinear function. For the EKV model [1], it is a mathematical
interpolation:
(3)
while for the ACM [3] model, it was derived from physical prin-
ciples:
(4)
The specific current changes with process parameters and
temperature, but if a circuit is designed so that transistors op-
erate at predetermined inversion levels and/or then these
will remain independent of process variations and temperature.
To achieve this, an on-chip specific current extractor circuit
is required. Once is available, transistors can be biased with
scaled versions of it, thus assuring the desired inversion levels.
For weak inversion operation, needs not to be known with
very high precision. Since there are several decades of available
current range, can usually be extracted with up to a factor of
two error without significant impact. In our case, we used the
circuit shown in Fig. 3 [4]. This circuit requires the branch to
operate in strong inversion, the branch in weak inversion, and
the branch in moderate inversion. For the sizes in Fig. 3, it
autobiases at . Since is in saturation, its reverse
current can be neglected, resulting in
(5)
where is transistor-size independent. In our
case, we used a 0.35- m CMOS process and designed to have
a typical value of A, nA, and nA. Corner
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Fig. 5. Very low current-controlled sawtooth oscillator for on-chip
subpicoampere current monitoring.
analysis simulations reveal that the maximum-to-minimum cur-
rent ratio for these values is less than but close to 2.
IV. CURRENT SPLITTING
The circuit in Fig. 3 is capable of providing a reference cur-
rent in the order of nanoamperes. If we want to generate cur-
rents well below picoamperes, we can use the current splitting
technique [5], [6]. The circuit in Fig. 4(a) illustrates this tech-
nique. The transistors have a size ratio of either ,
, or . This way, the current pro-
duced at the different output branches is progressively divided
by a factor of . In standard applications, this circuit is usually
used with , thus providing a set of binary-weighted cur-
rents, which can be controlled digitally by means of switches to
produce any combination of them. In our case, we are interested
in obtaining very low currents. Consequently, in order to scale
down quickly, we choose and select only one of
the output branches. The rest of the branches are connected to
a voltage source providing a path for the currents, as shown in
Fig. 4(b). The 3-bit digital word selects one output branch to
connect to node . Since is a natural number between 0 and
7, the output current would be . According to
Fig. 4(a), a splitter for requires transistor to be
a unit transistor, to be nine unit transistors, and to be
unit transistors. To avoid too much leakage cur-
rent because of such a high number of unit transistors, was
approximated to (one unit transistor). Therefore,
consecutive output currents will not have an exact ratio of 10,
although close to 10, and we are still able to scale down
quickly to a few femtoamperes.
V. ON-CHIP LOW-CURRENT SAWTOOTH OSCILLATOR
Measuring femtoampere currents off chip is a cumbersome
and tedious task which requires expensive instrumentation and
very careful wiring and handling to avoid undesired parasitic
leakage. To avoid all this, we designed a simple on-chip saw-
tooth oscillator driven by a current that sets its frequency of
operation. The oscillator should keep operating for currents as
small as the diffusion diodes’ reverse currents. Using such an
oscillator would allow us to have a reasonably good estimate
of the currents we are injecting into it. The circuit is shown in
Fig. 5. Input current discharges capacitor , while tran-
sistors and are OFF and is ON. Note that and
have their source voltages shifted so that when their gates
Fig. 6. Sawtooth oscillator inferred input currents versus measured slopes.
I = 1 nA and digital control word w was set from 7 to 0.
are connected to and ground, respectively, they do not drive
any current (only their reversed biased drain diffusion diode cur-
rents). As the capacitor voltage reaches , the voltage com-
parator output will go from low to high. The positive feedback
through transistor speeds this transition up significantly.
After a small delay produced by the three inverters and capaci-
tors and , transistor is turned OFF while goes ON,
recharging capacitor quickly to its starting value .
This will make the comparator output trip back to low, which
after the inverter chain delay turns again OFF and ON. At
this point, input current starts to discharge again . The
capacitor voltage at is monitored through a high-speed
analog buffer. This signal can be observed from outside the chip.
The discharge slope at is directly proportional to the dis-
charge current
(6)
After measuring this slope with a known reference current (pro-
vided externally), we can infer the value of any in-chip current
by comparing both slopes.
By combining the oscillator of Fig. 5 with the current splitter
in Fig. 4(b), we can produce and measure extremely small cur-
rents. The reference current flowing into the current splitter
was set externally to 1 nA. Extra switches are added so that
the splitter output current can be driven off chip and measured
precisely (calibrated). For the maximum current ( ), the
splitter output was 1.05 nA. This value is used to derive
in (6). Consequently, once is known (i.e., the oscillator is
calibrated), any in (6) can be inferred by measuring the cor-
responding discharging slope. Fig. 6 shows the inferred currents
versus the measured slopes for the eight possible values of
the splitter control word . The smallest inferred current was
3.51 fA, obtained when setting and . This cur-
rent value includes the sum of all leakage currents available at
capacitor produced by the circuitry of the oscillator and
the current splitter. Fig. 7 shows the oscillator inferred input
currents when setting the digital control word constant and
equal to 3 while sweeping from 2 A to 30 pA. Fig. 8
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Fig. 7. Sawtooth oscillator inferred current versus I while setting w
constant equal to 3.
Fig. 8. Snapshots of oscillator for I = 100 nA while the control digital
word w is maintained constant set to 3 (I = 7 pA).
shows one snapshot of waveform for an oscillator input cur-
rent nA and the digital control word of the current
splitter set to . The measured slope of the oscillator in this
case is V/s. According to Fig. 6, this slope corresponds to an
oscillator input current of approximately 7 pA which also corre-
sponds to the measurement shown in Fig. 7 for nA.
VI. SUBPICOAMPERE CURRENT MIRRORS
A fundamental building block for any current-mode signal
processing circuit is the current mirror. Fig. 9(a) shows the
schematic of a conventional simple nMOS current mirror.
Simulating its input–output characteristics by sweeping
from 10 A to 1 A while performing corner analysis reveals
the results shown in Fig. 9(b) (drain voltage of output transistor
was connected to ). The worst case minimum
operating current for this mirror is 15.6 pA, well above the
worst case reverse biased diffusion diode currents. This is
(a)
(b)
Fig. 9. Conventional simple current mirror. (a) Schematics. (b) Input–output
current characteristics corner analysis.
(a)
(b)
Fig. 10. New current mirror topology suitable for subpicoampere current
operation. (a) Schematics. (b) Input–output characteristics corner analysis.
because transistors cannot be turned completely off. Shifting
the source voltages for this mirror does not solve the problem
because the gate voltage cannot go below the source voltage for
this topology. Using the topology in Fig. 10(a) allows the gate
voltage to adapt below the shifted source voltages. Transistors
– implement a voltage shifter that makes the gate voltage
of one threshold voltage below its drain. Performing corner
analysis simulations on this topology provides the results
shown in Fig. 10(b). The high-temperature corners saturate at
the diffusion diodes leakage currents (69 fA), while the others
remain fully operative down to 10 aA (10 A).
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Fig. 11. Testing of subpicoampere current mirrors using current splitters and
low current sawtooth oscillator.
In order to experimentally test this current mirror topology,
pMOS and nMOS versions were used in combination with the
current splitter and the sawtooth oscillator, as shown in Fig. 11.
By setting signal select1 high (and all others low) the current
splitter output is connected directly to the sawtooth oscillator.
Setting select2 high (and all others low) makes this current go
through the two subpicoampere nMOS and pMOS current mir-
rors. By setting signal cal1 high (and all others low), while set-
ting the splitter to its maximum value, we can measure exter-
nally the maximum current provided by the splitter. This allows
us to calibrate the slopes of the oscillator when it is connected
directly to the splitter. By setting cal2 high (and all others low),
with the splitter at its maximum value, we calibrate the slopes
for the case the two current mirrors are in the path. Note that
in (6) is different if the mirrors are or are not in the path.
Fig. 12 shows the experimental results of this new subpicoam-
pere current mirror topology. Fig. 12(a) shows the inferred input
currents in the sawtooth oscillator versus the measured slope for
the two above-mentioned situations: when the current splitter is
directly connected to the input of the oscillator [curve marked
with circles in Fig. 12(a)] and when the current goes through
the combination of the nMOS and pMOS subpicoampere cur-
rent mirrors [curve marked with stars in Fig. 12(a)]. From the
results shown in Fig. 12(a), the curve in Fig. 12(b) can be in-
ferred, which shows the current at the oscillator when the cur-
rent splitter is connected directly to the oscillator [labelled Ics
in Fig. 12(b)] versus the input current in the oscillator when the
current from the current splitter goes through the combination of
the nMOS and pMOS subpicoampere current mirrors [labelled
Icm in Fig. 12(b)]. This way, the curve in Fig. 12(b) represents
the input current (Ics)–output current (Icm) relation of the com-
bination of the nMOS and pMOS subpicoampere current mir-
rors.
Another transistor topology appropriate for subpicoampere
current processing, because it implicitly uses source voltage
shifting, was reported elsewhere [7]. This topology adds the fea-
ture of clamping the mirror input voltage, at the expense of in-
creasing circuit area and power consumption.
VII. LOG-DOMAIN LOW-PASS FILTER WITH
SUBHERTZ CUTOFF FREQUENCY
A very interesting application of subpicoampere cur-
rent-mode signal processing is the capability of implementing
extremely high time constant circuits. To illustrate this, a con-
ventional first-order log-domain CMOS filter was fabricated
and tested. The schematic of the selected first-order section
(a)
(b)
Fig. 12. Experimental results of the subpicoampere new current mirror
topology. (a) Input current inferred in the sawtooth oscillator versus measured
slopes when the current splitter is connected to the oscillator input and when
the current goes through the nMOS and pMOS subpicoampere current mirrors.
(b) Inferred input–output current behavior of the compound nMOS and pMOS
subpicoampere current mirrors.
Fig. 13. Schematic of first-order log-domain low-pass filter section for
subpicoampere operation.
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Fig. 14. Fabricated circuitry for test of subpicoampere log-domain low-pass filter.
Fig. 15. Measured frequency response of the log-domain low-pass filter for
different I values.
is shown in Fig. 13 [8]. and are cascode transistors
for keeping the drain voltages of and equal. The
low-pass filtering function is realized by transistors
and capacitor . Assuming all transistors in their weak
inversion saturation region, the equations describing the circuit
operation are
(7)
Assuming , (7) results in the following time
domain differential equation:
(8)
which describes a first order low-pass filter with 3-dB cutoff
frequency . For a 1-Hz cutoff frequency with
pF, , and mV, the bias current
should be fA.
Fig. 16. Measured 3-dB cutoff frequency of low-pass filter when setting
control word w = 3 and sweeping I from 55 nA to 70 pA.
Fig. 17. Measured spectral noise density at discharging oscillator capacitor.
The log-domain low-pass filter of Fig. 13 with
pF was fabricated in a 0.3- m CMOS process
together with an nMOS current splitter, a sawtooth oscillator,
and a set of subpicoampere current mirrors, as shown in Fig. 14.
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Fig. 18. Mismatch measurements for transistors of 30 different sizes in a 0.35-m CMOS process. Vertical scale shows relative current mismatch standard
deviation in percent. Horizontal scale shows bias current.
Current for the current splitter was supplied off chip, as
well as , , and the two 1-M resistors. , , and
were adjusted to make the dc values and the
low-pass transfer function was measured from to . The
setup in Fig. 14 allows us to control the value of
of the low-pass filter, while inferring that value by means of the
sawtooth oscillator. Fig. 15 shows the measured low-pass filter
frequency response for several values of . Here was set
to 1 nA and the digital control word changed from 1 to 5.
The values of the 3-dB cutoff frequency were, respectively, 0.5,
0.7, 1.0, 3.5, and 25 Hz, while was inferred to be 3.51 fA,
6.25 fA, 9.53 fA, 77.8 fA, and 1.24 pA (using the sawtooth
oscillator method of Section V). When keeping constant
and changing from 55 nA down to 70 pA, the set of values
versus of Fig. 16 were measured. Figs. 15 and 16 were
not measured using a spectrum/network analyzer, because the
frequencies were too low. Instead, input and output sinusoids
were directly observed on an oscilloscope and the output
waveform amplitude was manually measured as a function of
input frequency.
VIII. NOISE ESTIMATION
It is possible to estimate the noise produced by the
subpicoampere MOS transistors by simply observing the
sawtooth oscillator waveforms. Measuring its frequency jitter
is not a good way because it is produced not only by the input
current noise but also by the comparator input equivalent noise.
However, if we look at the sawtooth oscillator wave only during
the time intervals that capacitor is being discharged, the
voltage noise observed at the capacitor is produced by the input
current noise and the analog buffer noise (see Fig. 8). Designing
this buffer with sufficiently low noise, the noise observed at its
output will be produced by the very low currents discharging
capacitor . Naturally, the voltage noise observed at the
output will be an integrated version of the input current noise.
Consequently, if the input current noise is white thermal noise,
we should observe a ( 20 dB/dec) output voltage noise.
To measure the noise we proceeded as follows. The oscil-
lator waveforms were recorded using a 16-bit analog-to-dig-
ital converter for several values of the input current. The dis-
charging slopes were isolated and fitted to straight lines. These
lines were subtracted from the discharging slopes resulting in
zero mean noise signals. These signals were analyzed using
Welch’s method for spectral estimation [10]. The results are
shown in Fig. 17 for capacitor discharge currents equal to 7 fA,
40 fA, 600 fA, and 7 pA. Naturally, the noise spectral density
could only be measured to frequencies as low as the sawtooth
frequency itself. Even more, for frequencies close to the oscilla-
tion frequency, spectral content estimation can be mistaken by
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distortion in the discharging slope. As can be seen in Fig. 17, all
four noise measurements show the expected 20 dB/dec slope.
Consequently, only white noise is being produced by the input
currents for the observed frequency ranges. The thermal (white)
noise power spectral density expected to be produced by weak
inversion MOS transistors is [9]
(9)
where is the electron charge. Since this current noise is in-
tegrated on capacitor during the discharging ramps, the
voltage noise present at its terminal will be
(10)
This theoretical noise is also shown in Fig. 17, for each dis-
charging current, with straight lines. As can be seen, the mea-
sured noise resembles reasonably closely the theoretically pre-
dicted noise.
Flicker noise should become noticeable by lowering the op-
erating frequencies. However, note that with this noise measure-
ment method the lowest measurable frequency is limited by the
sawtooth signal frequency, which is directly proportional to the
biasing current. The total equivalent gate voltage spectral noise
density for a subthreshold MOS is given by [2]
(11)
We can calculate the relation between bias current and fre-
quency for which thermal and flicker noise in subthreshold are
equal:
(12)
For our process, Vm As, which means that for a
m m transistor, flicker and thermal noise densities be-
come equal when
(13)
Consequently, for pA Hz, for
fA Hz, for fA Hz,
and for fA Hz. Note that all these frequencies
fall outside the measured ranges in Fig. 17, limited by the
sawtooth waveform frequencies.
IX. MISMATCH CONSIDERATIONS
Mismatch is a nonideal effect that becomes stronger for weak
inversion operation. However, present-day MOS transistor
models predict that relative current mismatch should tend to
stay constant when entering this bias regime [2]. We have
performed mismatch measurements on devices of 30 different
sizes in a 0.35- m CMOS process, for currents ranging from
strong to weak inversion. The currents were measured using
an external instrument, thus limiting the minimum measurable
(a)
(b)
Fig. 19. Mismatch measurements for the current splitter in Fig. 4. (a)
Measured input–output currents for the top seven splitter outputs and the four
fabricated samples. (b) Computed relative standard deviation for the currents
in (a).
current. Furthermore, they were measured using a mismatch
measurement chip [11] where 1920 transistors (30 sizes
8 rows 8 columns) are connected in parallel and only one
does not have its gate shorted to its source. This implies that
1920 drain diffusions are in parallel, contributing a significant
leakage current. The results can be seen in Fig. 18, where the
minimum current for which mismatch could be measured was
around 100 pA. However, we can see the tendency of mismatch
becoming constant as the transistors are biased deeper inside
weak inversion. This is predicted by the theory of modern
single-equation MOS models that are continuous from strong
to weak inversion [2], [3]. We might expect that, as we decrease
the operating current below the picoamperes, the relative
current mismatch should keep constant.
As an illustrative example, we measured the four fabricated
samples of the current splitter in Fig. 4, using an off-chip
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instrument, and sweeping the input current from 100 fA to
0.5 A. The resolution of the instrument was limited to about
100 fA. We measured the splitter output currents at seven of the
eight possible outputs (the eighth output gave only leakage).
Although we measured only four samples, we were able to
estimate the order of magnitude of the mismatch between
transistors inside each chip. Fig. 19(a) shows the measured
output current versus the input reference current for the seven
top output branches of the splitter. The measured data for
the four fabricated samples are superimposed. Fig. 19(b) is
the result of computing the relative standard deviation for
the curves in Fig. 19(a), expressed in percentages. As we
can see, the relative mismatch tends to stay below 20% and
at current independent values. For subpicoampere operation,
we expect to observe the same behavior, as predicted by the
theory [2].
X. CONCLUSION
We have shown that it is possible to design and reliably
exploit femtoampere current-mode circuits. The fundamental
method is to use source voltage shifting. Currents in the range
of picoamperes and well below can be reliably generated
on-chip by means of inversion-level-based specific-current
extractors and logarithmic current splitters. To monitor subpi-
coampere currents, a simple current-driven sawtooth oscillator
can be included on chip. An appropriate subpicoampere current
mirror topology has been introduced as well, for proper current
replication at such low values. As an application, a very
simple low-pass filter was designed, fabricated, and tested.
It was based on log-domain circuit techniques. It uses six
small-size transistors and a 100-fF capacitor and provides a
3-dB cutoff frequency of 0.5 Hz when biased with 3.51 fA.
It is shown how noise measurements can be easily performed
on transistors operating down to femtoamperes, and how such
measurements resemble closely enough the corresponding
theoretical predictions. Mismatch measurements are included,
although for higher currents. Temperature measurements are
reported elsewhere [12].
In conclusion, we have shown that it is possible to exploit sub-
picoampere operation for modern standard CMOS technologies.
Important drawbacks, however, are noise and mismatch. From
the previous discussions on noise and mismatch, one concludes
that by lowering the operating currents, both noise and mis-
match effects will stay constant and independent of current level
for the complete weak inversion regime (either above or below
subpicoampere operation). From Fig. 18, we may expect that
further current reductions will not degrade mismatch, as pre-
dicted by the theory. However, this has not been verified experi-
mentally. From (11), we can see that the equivalent gate-voltage
noise of a MOS transistor is also current independent, because
the ratio is constant for weak inversion [2], [3]. Since the
noise model used in (11) is the same as used in Fig. 17 to com-
pare theory and measurements for current as low as 7 fA, we
have solid reasons to believe that this noise model is still valid
for such low currents. Consequently, it seems that the noise and
mismatch behavior of MOS transistors is not degraded as oper-
ating current is lowered well below picoamperes, and that MOS
transistors can be used as in traditional weak inversion designs
(biased around nanoamperes). However, it is also true that to ob-
tain such low currents one needs to minimize the area of drain
(and possibly also source) diffusions. This implies using small
transistor widths, which will limit both mismatch and noise.
Therefore, there will be a noise and mismatch limitation which
will reduce the possible applications for circuits exploiting these
low currents. Mismatch could be compensated through calibra-
tion techniques [13].
Interesting applications where such low current circuits can
be used are those that require very low time constants. Since
mismatch is important, the precision in the time constant value
will be low (unless calibration is used). Also, the applications
should be tolerant to high noise. Another field where very low
currents need to be handled is in low light photo sensors, where
operating currents become close to dark currents (fractions of
femtoamperes). In general, ultralow-current techniques are ben-
eficial in circuits where leakages are critical, as in dynamic
memories.
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